

# BLUETECHNIX Embedding Ideas

## TIM-UP – 19k-S3-Spartan 6 V2.3.1

Software User Manual

Version 9







Contact

Bluetechnix

Waidhausenstraße 3/19

A-1140 Vienna

AUSTRIA

office@bluetechnix.com

http://www.bluetechnix.com

Date: 2016-02-05



### **Table of Contents**

1	Ger	eneral Information5				
	1.1	Syn	nbols Used	5		
2	Ove	ervie	w	6		
3	Har	dwa	re Connector	7		
	3.1	Tim	ning of Trigger Input Pin	9		
	3.2	Tim	ning of Trigger Output Pin10	C		
Int	erfaci	ng		1		
	3.3	Ger	neral Data Format1	1		
	3.4	USI	B Interface 12	2		
	3.5	ISM	1 / I <sup>2</sup> C Interface	2		
	3.5	.1	I <sup>2</sup> C Configuration Interface	2		
	3.5	.2	ISM Data Interface	3		
4	Reg	gister	r Description14	4		
	4.1	Ger	neral Registers14	4		
	4.2	Sec	quence Registers	6		
	4.3	Cha	anging Modulation Frequency18	В		
	4.4	Sof	tware trigger mode	9		
	4.5	Mu	Itiple Sequences	9		
5	Hea	ader	Description	C		
6	Sup	port	t2 <sup>-</sup>	1		
	6.1	Ger	neral Support2 <sup>-</sup>	1		
	6.2	Sof	tware Packages	1		
	6.2	.1	Related Products	1		
7	Pro	duct	t History	2		
	7.1	Ver	sion Information	2		
	7.1	.1	TIM <sup>uP</sup> – 19k-S3-Spartan6-USB	2		
	7.1	.2	TIM <sup>up</sup> – 19k-S3-Spartan6	2		
	7.2	And	omalies22	2		
	7.3	Doc	cument Revision History	2		
8	List	of A	Abbreviations	4		
A	List	of F	igures and Tables	5		



#### © Bluetechnix 2014

All Rights Reserved.

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights of technical change reserved.

We hereby disclaim any warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Bluetechnix makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. Bluetechnix specifically disclaims any implied warranty of merchantability or fitness for a particular purpose.

Bluetechnix takes no liability for any damages and errors causing of the usage of this board. The user of this board is responsible by himself for the functionality of his application. He is allowed to use the board only if he has the qualification. More information is found in the General Terms and Conditions (AGB).

#### Information

For further information on technology, delivery terms and conditions and prices please contact Bluetechnix (http://www.bluetechnix.com).

#### Warning

Due to technical requirements components may contain dangerous substances.





Last change: 5 February 2016 Version 9

### **1** General Information

This guide applies to the TIM<sup>uP</sup> - 19k-S3-Spartan6 module from Bluetechnix GmbH. Follow this guide chapter by chapter to set up and understand your product. If a section of this document only applies to certain camera parts, this is indicated at the beginning of the respective section.

### 1.1 Symbols Used

This guide makes use of a few symbols and conventions:



### Warning

Indicates a situation which, if not avoided, could result in minor or moderate injury and/or property damage or damage to the device.



### Caution

Note

Indicates a situation which, if not avoided, may result in minor damage to the device, in malfunction of the device or in data loss.

Notes provide information on special issues related to the device or provide information that will make operation of the device easier.

### Procedures

#### A procedure always starts with a headline

1. The number indicates the step number of a certain procedure you are expected to follow. Steps are numbered sequentially.

This sign > indicates an expected result of your action.

#### References

This symbol indicates a cross reference to a different chapter of this manual or to an external document.





### 2 Overview

Last change: 5 February 2016 Version 9

The TIM<sup>uP</sup>-19k-S3-Spartan6 module is a Time-of-Flight Imaging Module with a resolution of 160 x 120 Pixels. It is designed to provide depth imaging data for any controller equipped with an USB Host interface, a Camera Sensor Interface (CSI) or an Image Sensor Module (ISM) interface. For easy access via USB, an powerful SDK is provided.

This document describes the necessary steps and settings to work with the TIM<sup>uP</sup> - 19k-S3-Spartan6 module and describes the firmware dependent interfaces.

### This document applies to firmware version v2.3.1

For a hardware compatibility list please refer to our support site.

#### Software and documentation

https://support.bluetechnix.at/wiki/TIM-UP-19k-S3-Spartan6



### **3 Hardware Connector**

Last change: 5 February 2016 Version 9

The following table shows the pin-out of the 100-pin TIM connector:

Pin #	Туре	Signal name	Description
1		ISM.nDE	ISM Output enable: 0: ISM bus enabled, 1: ISM bus high Z
2	NC		
3	NC		
4	NC		
5	NC		
6	PWR	GND	Power ground
7	0	ISM.D7	ISM Data Bit 7 (MSB)
8	0	ISM.D6	ISM Data Bit 6
9	0	ISM.D5	ISM Data Bit 5
10	0	ISM.D4	ISM Data Bit 4
11	PWR	GND	Power ground
12	NC		
13	0	ISM.D3	ISM Data Bit 3
14	0	ISM.D2	ISM Data Bit 2
15	0	ISM.D1	ISM Data Bit 1
16	0	ISM.D0	ISM Data Bit 0 (LSB)
17	0	ISM.STROBE <sup>1</sup>	LIM preheating signal
18	I	TRIGGER.IN	Trigger input signal: trigger on rising edge
19	0	ISM.HSYNC	ISM Line Sync (HSYNC)
20	0	ISM.VSYNC	ISM Frame Sync (VSYNC)
21	0	ISM.PCLK	ISM Pixel clock
22	PWR	GND	Power ground
23	NC		
24	I/O	ISM.SDA	ISM Configuration bus data signal
25	1	ISM.SCL	ISM Configuration bus clock signal
26	I	nRESET	Reset signal: hardware reset on low
27	NC		
28		ISM.SADDR	ISM Slave address (currently not supported)
29	PWR	GND	Power ground
30	NC		
31	NC		
32	PWR	GND	Power ground
33	NC		
34	NC		
35	PWR	GND	Power ground
36	NC		
37	NC		
38	PWR	GND	Power ground
39	NC		
40	NC		
41	PWR	GND	Power ground
42	NC		

<sup>&</sup>lt;sup>1</sup> In previous firmware versions, this pin was TRIGGER.OUT and signaled a rising edge after LED modulation.



Last change: 5 February 2016 Version 9

Pin #	Туре	Signal name	Description
43	NC		
44	NC		
45	NC		
46	1	UART.RX	UART Receive
47	0	UART TX	UART Transmit
18	NC	0,	
40	NC		
49	NC		
50	NC O		LIM Circle and al mode simple
51	U	LED.SMOD	LIM Single ended mod signal
52	1/0	LED.IO	LIM one-wire communication bus (currently not supported)
53	PWR	GND	Power ground
54	0	LED.MOD_N	LIM Differential pair mod signal – negative
55	0	LED.MOD_P	LIM Differential pair mod signal – positive
56	PWR	GND	Power ground
57	0	GPIO.3	TRIGGER.OUT: high after a frame was captured for the time the image calculation lasts
58	Ι	GPIO.2	Factory Default Reset: 4sec on low while reboot to delete register map from flash and boot default configuration
59		GPIO.1	not used – internal pull up
60	NC		
61	NC		
62	NC		
63	PWR	GND	Power ground
64	NC		
65	NC		
66	NC		
67	NC		
68		GND	Power ground
60		GIND	
70	NC		
70			Dower ground
/	PVVR	GND	Power ground
72	NC		
73	NC		
74	I	PEN	Module power enable
75	NC		
76	0	SPI.SCLK	Not used – high Z
77	I/O	SPI.SIO0	Not used – high Z
78	I/O	SPI.SIO1	Not used – high Z
79	0	SPI.nCS	Not used – high Z
80	NC		
81	NC		
82	NC		
83	PWR	GND	Power ground
84	NC		Ŭ
85	NC		
86	NC		
87	NC		
88	PW/R	GND	Power around
80			LISB D- Signal: high 7 on reset
00	1/0		LISE Du Signal: high Z on root
90	1/0	USD.U_P	USD UH Signal: high Z on resel

Template No.: 900-306 / A



Last change: 5 February 2016 Version 9

Pin #	Туре	Signal name	Description
91	NC		
92	NC		
93	0	I2CM.SCL	I2C Master Clock signal: connect I2C bus from LIM
94	0	I2CM.SDA	I2C Master Data signal: connect I2C bus from LIM
95	PWR	GND	Power ground
96	PWR	GND	Power ground
97	PWR	VIN	5V Power supply
98	PWR	VIN	5V Power supply
99	PWR	VIN	5V Power supply
100	PWR	VIN	5V Power supply
101	PWR	GND	Power ground
102	PWR	GND	Power ground
103	PWR	GND	Power ground
104	PWR	GND	Power ground
105	PWR	GND	Power ground
106	PWR	GND	Power ground
107	PWR	GND	Power ground
108	PWR	GND	Power ground
109	PWR	GND	Power ground
110	PWR	GND	Power ground

Table 1 Pin-out of the TIM<sup>uP</sup> – 19k-S3-Spartan6 connector

### 3.1 Timing of Trigger Input Pin

When the module is set to hardware trigger mode, a rising edge on the trigger input pin causes the camera to force an immediate frame capture. The typical timing constraints are shown in Table 2 Hardware trigger timing



Timing value	Description	Min	Typical	Max	Unit	
t <sub>PL</sub>	Pulse Low Time before Trigger	50			ns	
t <sub>PH</sub>	Pulse High Time	50			ns	
<b>t</b> LAT	Trigger Edge to Frame Capture Latency	TBD	60	TBD	μs	

Table 2 Hardware trigger timing





### 3.2 Timing of Trigger Output Pin

Last change: 5 February 2016 Version 9

The TRIGGER.OUT signal can be used for synchronization of several TIM<sup>uP</sup>-19kS3-Spartan6 modules by connecting the trigger output pin of one module to the trigger input pin of the following module. The trigger output pin (GPIO.3) defaults to low and goes high for approximately 150µs after an image was captured.

### Note

This signal is disabled by default. For enabling the TRIGGER.OUT signal refer to: 4 Register Description



### Interfacing

Last change: 5 February 2016 Version 9

The TIM<sup>uP</sup> - 19k-S3-Spartan6 firmware provides a USB data and control interface, an ISM parallel sensor interface and I<sup>2</sup>C control interface. All interfaces are exposed on the 100pin board to board connector.

The interfaces are split into a control and data interface. The control interface is used to set and read the configuration of the TIM<sup>uP</sup> - 19k-S3-Spartan6 module using a set of registers.

### Note

For a complete register description refer to:

4 Register Description

### 3.3 General Data Format

The data output format on both, the USB and the ISM interface, is divided into four containers where each container has its own header. The data containers hold the pixel information whereas the header consists of 128 32bit words of data stored in high byte first order. By default, the first data container and its header are disabled. The three remaining data containers are configured as follows:

- Data container 0: disabled
- Data container 1: phase values [0..0xffff equal to a phase of 0..2π]
- Data container 2: amplitudes [0..0xffff]
- Data container 3: plausibility flags

Header	Data Container 0	Header	Data Container 1	Header	Data Container 2	Header	Data Container 3				
	Figure 0-1 Data Containers										
1.1	Note										
1	For a comple	For a complete description of the header data refer to:									
	Note	Note									
To calculate the distance you must multiply					ply the phase value with $\frac{c_{2f}}{0xfff}$						
	$dist = (\text{phase value}) * \frac{727}{65535}$										
	cspeed of light $[m/s^2]$ fmodulation frequency [Hz]										
	If the resulting value is greater than the ambiguity range subtract the ambiguity range. If the value is less than 0, add the ambiguity range.										
	This only app	lies to IS	M data interfacel I	n USB m	ode the SDK does	all the c	alculation to get				

This only applies to ISM data interface! In USB mode the SDK does all the calculation to get correct distances in mm.





Last change: 5 February 2016 Version 9

### 3.4 USB Interface

For interfacing the TIM<sup>uP</sup>-19k-S3-Spartan6 module over USB, a powerful SDK is provided. The SDK runs under Linux and Windows. Refer to our support website for downloading the SDK, sample code, for additional information and documentation.

#### Software and documentation

https://support.bluetechnix.at/wiki/TIM-UP-19k-S3-Spartan6

### 3.5 ISM / I<sup>2</sup>C Interface

### 3.5.1 I<sup>2</sup>C Configuration Interface

The TIM<sup>uP</sup>-19k-S3-Spartan6 module can be configured using an I<sup>2</sup>C connection. The I<sup>2</sup>C control interface of the TIM<sup>uP</sup>-19k-S3-Spartan6 module is listening on the following I<sup>2</sup>C slave address:

- I<sup>2</sup>C Address: 0x5D
- SCL Frequency: up to 400kHz

The TIM<sup>uP</sup> - 19k-S3-Spartan6 module has a set of 32bit registers and is addressed by a 16bit address pointer. Following two figures show the timing diagrams of the I2C read and write.







Figure 0-3 I<sup>2</sup>C register write timing diagram

Note





Embedding Ideas

4 Register Description

### 3.5.2 ISM Data Interface

When configured to stream data over ISM in free run mode, the TIM<sup>uP</sup> - 19k-S3-Spartan6 module starts transferring frames automatically and can only be interrupted by switching to manual trigger mode.

Each frame starts with a rising edge on the VSYNC signal followed by a rising edge of the HSYNC signal. With the first HSYNC signal, the first data block is transmitted as shown in Figure 0-4 Timing diagram of the ISM data interface. Every data block contains 512bytes and starts with a HSYNC.



Figure 0-4 Timing diagram of the ISM data interface

Data comes low byte first and has to be captured on every rising edge starting with the rising edge of the HSYNC signal.



Figure 0-5 Byte order of the ISM data interface

1

The data stream during one frame is continuous, there is no horizontal blanking before the next HSYNC. The vertical blanking period varies depending on frame rate. Once ISM.nDE is low, the pixel clock never stops. ISM.PCLK stays constant at 48MHz.



### 4 Register Description

Last change: 5 February 2016 Version 9

The TIM<sup>uP</sup>-19k-S3-Spartan6 module has a continuous register set of 256 32bit registers which can be configured via the SDK in USB mode or I<sup>2</sup>C in ISM mode.

### 4.1 General Registers

Addr (hex)	Register Name	Default Value (hex)	R/W	Description
00	Status <sup>2,3</sup>	0	R	Bit[0]: Frame FIFO full Bit[1]: frame dropped Bit[2]: Watchdog caused reset Bit[3:7]: reserved Bit[8]: 1 FPN verified Bit[9]: 1 FPPN verified Bit[10]: 0 default register map loaded 1 stored register map loaded Bit[11]: 1 mainboard temperature sensor found Bit[12]: 1 illumination board1 temperature sensor found Bit[13]: 1 illumination board2 temperature sensor found
01	SerialNumber <sup>4</sup>	-	R	Bit[0:19]: Serial Number Bit[20:31]: Device Type
02	ReleaseDate	-	R	Release date, hex value interpreted as date For example 0x01012014 means 01.01.2014
03	FrameSize	1C800	R	Frame size in bytes
04	NumRows	78	R	Number of vertical pixels delivered
05	NumColumns	AO	R	Number of horizontal pixels delivered
0B	SequenceLength	1	R/W	Number of sequences to be calculated
10	TempMainboard	-	R	Temperature of Mainboard in fixedpoint 9.4 [°C]
11	TempIllumination <sup>5</sup>	-	R	Temperature of Illumination in fixedpoint 9.4 [°C]
16	ChipsizeColumns	AO	R	Horizontal count of pixels (sensor)
17	ChipsizeRows	78	R	Vertical count of pixels (sensor)
18	TimestampIncrement	1312D	R/W	desired timestamp granularity timer value default: 78125 / 78125000 = 1ms
19	TriggerMode	0	R/W	Bit[0:1]: 0 free run mode 1 hardware trigger mode 2 software trigger mode
1B	TempIlluminationGain1 <sup>3</sup>	0	R/W	Coefficient c3 for cubic temperature compensation of the illumination module temperature x/100000
1C	TempIlluminationGain2	0	R/W	Coefficient c2 for cubic temperature compensation of the illumination module temperature x/10000
1D	TempIlluminationGain3	0	R/W	Coefficient c1 for cubic temperature compensation of the illumination module temperature

<sup>&</sup>lt;sup>2</sup> Register available since firmware version 2.1.0.

<sup>&</sup>lt;sup>3</sup> Register changed compared to previous versions.

<sup>&</sup>lt;sup>5</sup> If both illumination boards are available this register contains the arithmetic average of the two temperature values. Otherwise this register mirrors the temperature register of the available illumination board.



Last change: 5 February 2016 Version 9

Addr (hex)	Register Name	Default Value (hex)	R/W	Description
				x/1000
1E	TempMainboardGain1 <sup>3</sup>	0	R/W	Coefficient c3 for cubic temperature compensation of the mainboard temperature x/100000
1F	TempMainboardGain2	0	R/W	Coefficient c2 for cubic temperature compensation of the mainboard temperature x/10000
20	TempMainboardGain3	0	R/W	Coefficient c1 for cubic temperature compensation of the mainboard temperature x/1000
21	TempLimit	46	R/W	Temperature limit for over temperature protection of the illumination module (only available if TIM gets LED board temperature!)
22	SoftwareTrigger	0	R/W	Set 1 to trigger a frame capture when in software trigger mode (Register 0x19)
23	FifoDropOldest <sup>6</sup>	1	R/W	Bit[0]: 0 Frame capturing stops when internal FIFO is full 1 Frame capturing resumes when internal FIFO is full and oldest frame is dropped Bit[1:31]: reserved
24	TempIlluboard1 <sup>6</sup>	0	R	Temperature of illumination board at I <sup>2</sup> C address 0x19 in fixedpoint 9.4 [°C]
25	TempIlluboard2 <sup>6</sup>	0	R	Temperature of illumination board at I <sup>2</sup> C address 0x1A in fixedpoint 9.4 [°C]
29	PreheatingFrequency <sup>6</sup>	5000	R/W	Frequency in kHz for the ISM.STROBE signal. Frequencies between 150kHz and 15MHz are supported (correspond to register values between 150 and 15000).
2A	PreheatingDutyCycle <sup>6</sup>	50	R/W	Duty cycle for the ISM.STROBE signal. Values between 10 and 90 are supported.
30	ModLedEnable <sup>7</sup>	1B	R/W	Bit[0]: reserved - high Bit[1]: enable differential LED mod signal Bit[2]: enable single ended LED mod signal Bit[3]: reserved - high Bit[4]: reserved - high
31	StatusLedEnable <sup>3,7</sup>	0	R/W	Bit[0]: reserved Bit[1]: 0 TRIGGER.OUT disabled 1 TRIGER.OUT enabled
36	AdvancedFunctions <sup>2</sup>	0	R/W	Bit[0:3]: 0 Watchdog disabled 1 Watchdog enabled Bit[24:27]: 1 reset to factory default register set, reboot required Bit[28:31]: 1 reset module
37	DataInterfaceType	0	R/W	Bit[0]: 0 USB data interface 1 ISM data interface
38	FirmwareInfo	-	R	Bit[0:5]: Firmware nonfunctional version Bit[6:10]: Firmware minor version Bit[11:15]: Firmware major version
76	ModulationFrequency0	1312D00	R/W	First possible modulation frequency [Hz]

<sup>&</sup>lt;sup>6</sup> Register available since firmware version 2.2.0.

<sup>&</sup>lt;sup>7</sup> For detailed information on hardware pins refer to *3 Hardware Connector*.



Last change: 5 February 2016 Version 9

Addr (hex)	Register Name	Default Value (hex)	R/W	Description
77	ModulationFrequency1	989680	R/W	Second possible modulation frequency [Hz]
78	5MHz_Offset	0	R/W	Offset for 5MHz modulation frequency [mm]
79	7.5MHz_Offset	0	R/W	Offset for 7.5MHz modulation frequency [mm]
7A	10MHz_Offset	0	R/W	Offset for 10MHz modulation frequency [mm]
7B	15MHz_Offset	0	R/W	Offset for 15MHz modulation frequency [mm]
7C	20MHz_Offset	0	R/W	Offset for 20MHz modulation frequency [mm]
7D	25MHz_Offset	0	R/W	Offset for 25MHz modulation frequency [mm]
7E	30MHz_Offset	0	R/W	Offset for 30MHz modulation frequency [mm]
7F	FramesPerSecond	5	R/W	FPS considering the configured sequence length and the corresponding integration times

Table 3 General registers description of the TIM<sup>uP</sup>–19k-S3-Spartan6

<sup>4</sup> The Serial Number field contains the device type code and the serial number. For a list of all device type codes refer to:

https://support.bluetechnix.at/wiki/PMDSDK / PMDMDK\_User\_Manual#No.\_Serial.2FCustomer

### 4.2 Sequence Registers

Addr (hex)	Register Name	Default Value (hex)	R/W	Description
6A	Seq0PreheatingTime	0	R/W	Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 0.
80	Seq0PLLSelect	0	R/W	PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77
81	Seq0IntegrationTime	1F4	R/W	Integration time of sequence 0 in $\mu$ s
82	Seq0ModFreq	1312D00	R/W	Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register
86	Seq0DistOffset <sup>8</sup>	0	R/W	Override global offset
87	Seq0AmpMin	12C	R/W	Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag
6B	Seq1PreheatingTime	0	R/W	Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 1.
8A	Seq1PLLSelect	1	R/W	PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77
8B	Seq1IntegrationTime	1F4	R/W	Integration time of sequence 1 in µs
8C	Seq1ModFreq	989680	R/W	Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register
90	Seq1DistOffset <sup>8</sup>	0	R/W	Override global offset

 <sup>&</sup>lt;sup>8</sup> Distance offset is taken from global offset Registers 78 to 7E when SeqXPLLSelect or SeqXModFreq is set to one of the seven predefined Frequency values. This can be temporarily overridden to another offset.
 <sup>9</sup> Register available since firmware version 2.3.0.



Last change: 5 February 2016 Version 9

91         Seq1AmpMin         12C         RW         Sets the minimal amplitude for valid pixels. Pixels with an amplitude low flag           6C         Seq2PreheatingTime         0         RW         Time period in us the ISM.STROBE signal is modulating before the LED satt to modulate for sequence 2.           94         Seq2PLLSelect         0         RW         PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77 are valid for this register 26 and 77 are valid for this register           96         Seq2ModFreq         1312D00         RW         Modulation frequency to use for this sequence 0 m/ modulation frequency and for this register           98         Seq2ModFred         0         RW         Werride global offset           98         Seq2ModFred         0         RW         Override global offset           98         Seq2ModFred         0         RW         Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 3.           98         Seq3PreheatingTime         0         RW         PLL config of the correct modulation frequency.           98         Seq3PreheatingTime         0         RW         PLL config of the correct modulation frequence 3.           99         Seq3PitLSelect         0         RW         PLL config of the correct modulation frequence 3. <td< th=""><th>Addr (hex)</th><th>Register Name</th><th>Default Value (hex)</th><th>R/W</th><th>Description</th></td<>	Addr (hex)	Register Name	Default Value (hex)	R/W	Description
6C         Seq2PreheatingTime         0         RW         Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 2.           94         Seq2PLLSelect         0         RW         PLL config of the correct modulation frequency of and 1 are configured in register 76 and 77 are valid for this reguence 1 us 00 rot this sequence 2 in us 00 rot working biodal offset           96         Seq2ModFreq         1312000         RW         Integration time of sequence 2 in us 00 rot this sequence 2 in us 00 rot this sequence 0 rot this sequence 0 rot this sequence 0 rot this sequence 0 rot this sequence 2 in us 00 rot modulation frequency to use for this sequence 0 rot modulate for sequence 0 rot this register 76 and 77 are valid for this register 76 and 77 are valid fo	91	Seq1AmpMin	12C	R/W	Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag
94     Seq2PLLSelect     0     RW     PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77       96     Seq2IntegrationTime     64     RW     Integration time of sequence 2 in µs       96     Seq2DistOffset <sup>8</sup> 0     RW     Override global offset       97     seq2AmpMin     12C     RW     Override global offset       98     Seq2AmpMin     12C     RW     Sete the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag       60     Seq3PreheatingTime     0     RW     Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 3.       9F     Seq3IntegrationTime     64     RW     Modulation frequency 0 and 1 are configured in register 76 and 77       9F     Seq3IntegrationTime     64     RW     Modulation frequency 0 and 1 are configured in register 76 and 77       9F     seq3IntegrationTime     64     RW     Modulation frequency to use for this sequence Only modulation frequency to use for th	6C	Seq2PreheatingTime	0	R/W	Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 2.
96         Seq2IntegrationTime         64         F/W         Integration time of sequence 2 in us           96         Seq2ModFreq         1312D00         R/W         Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register           9A         Seq2DistOffset <sup>®</sup> 0         R/W         Sets the minimal amplitude for valid pixels. Pixels with an amplitude blow this value will be tagged by the amplitude blow this register           9F         Seq3IntegrationTime         64         R/W         Integration time of sequence 3 in µs           A0         Seq3Indefreq         1312D00         R/W         Modulation frequency use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register           A4         Seq3Indefreq         0         R/W         Modulation frequency use for this sequence 4.           A5         Seq4PreheatingTime         0         R/W         Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulation frequency Modulation frequency 0 and 1 are configured in re	94	Seq2PLLSelect	0	R/W	PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77
96Seq2ModFreq1312D00RVWModulation frequency to use for this sequence Only modulation frequency to use for this sequence are valid for this register9ASeq2DistOffset*0RVWOverride global offset9BSeq2AmpMin12CRVWSets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag6DSeq3PreheatingTime0RVWTime period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 3.9ESeq3IntegrationTime64RVWHutegration frequency 0 and 1 are configured in register 76 and 77 are valid for this register 78 and 77 are valid for this registerA0Seq3DistOffset*0RVWModulation frequency to use for this sequence Only modulation frequency to use for this registerA4Seq3DistOffset*0RVWOverride global offsetA5Seq4PreheatingTime0RVWTime period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 4.A6Seq4PreheatingTime0RVWPLL config of the correct modulation frequency Modulation frequency to use for this seq	95	Seq2IntegrationTime	64	R/W	Integration time of sequence 2 in $\mu$ s
GA         Seq2DistOffset <sup>4</sup> 0         FWW         Override global offset           9B         Seq2AmpMin         12C         RVW         Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude below this value will be tagged by the amplitude bow flag           6D         Seq3PreheatingTime         0         RVW         Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 3.           9E         Seq3IntegrationTime         64         RVW         Integration time of sequence 3 in µs           A0         Seq3IntegrationTime         64         RVW         Integration frequency to use for this sequence 0nly modulation frequency 0 and 1 are configured in register 76 and 77 are valid for this register           A4         Seq3DistOffset <sup>4</sup> 0         R/W         New Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 4.           A5         Seq4PreheatingTime         0         R/W         Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 4.	96	Seq2ModFreq	1312D00	R/W	Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register
9B         Seq2AmpMin         12C         F/W         Sets the minimal amplitude low flag amplitude below this value will be tagged by the amplitude below this value will be tagged by the amplitude low flag           6D         Seq3PreheatingTime         0         F/W         Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 3.           9E         Seq3IntegrationTime         64         F/W         PLL config of the correct modulation frequency Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register           A0         Seq3IntegrationTime         64         F/W         Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register           A4         Seq3DistOffset*         0         F/W         Override global offset           A5         Seq3AmpMin         12C         F/W         Sets the minimal amplitude for valid pixels. Pixels with an amplitude low flag           6E         Seq4PreheatingTime         0         F/W         Override global offset           A5         Seq4PreheatingTime         0         F/W         PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77           A6         Seq4PreheatingTime         64         F/W         Integration time of sequence 4 in µs           AA	9A	Seq2DistOffset <sup>8</sup>	0	R/W	Override global offset
6D       Seq3PreheatingTime       0       R/W       Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 3.         9E       Seq3PLLSelect       0       R/W       PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77.         9F       Seq3IntegrationTime       64       R/W       Integration time of sequence 3 in µs         A0       Seq3IntegrationTime       64       R/W       Modulation frequency to use for this sequence 0 only modulation frequencies set in register 76 and 77 are valid for this register         A4       Seq3DistOffset <sup>8</sup> 0       R/W       Override global offset         A5       Seq3AmpMin       12C       R/W       Sets the minimal amplitude for valid pixels. Pixels with an amplitude low flag         6E       Seq4PreheatingTime       0       R/W       Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 4.         A8       Seq4PLLSelect       0       R/W       PLL config of the correct modulation frequency Modulation frequency to use for this sequence 4.         A4       Seq4NodFreq       1312D00       R/W       Neutration time of sequence 4.         A8       Seq4PLLSelect       0       R/W       PLL config of the correct modulation frequency Modulation frequency to use for this sequence 7.	9B	Seq2AmpMin	12C	R/W	Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag
9ESeq3PLLSelect0R/WPLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 779FSeq3IntegrationTime64R/WIntegration time of sequence 3 in µsA0Seq3ModFreq1312D00R/WModulation frequency 0 use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this registerA4Seq3DistOffset®0R/WOverride global offsetA5Seq3AmpMin12CR/WSets the minimal amplitude for valid pixels. Pixels with an amplitude low flag6ESeq4PreheatingTime0R/WTime period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 4.A8Seq4IntegrationTime64R/WIntegration time of sequence 4 in µsAASeq4ModFreq1312D00R/WModulation frequency 0 and 1 are configured in register 76 and 77A9Seq4IntegrationTime64R/WIntegration time of sequence 4 in µsAASeq4ModFreq1312D00R/WModulation frequency 0 use for this sequence Only modulation frequency 0 use for this sequence Only modulation frequence is set in register 76 and 77 are valid for this registerA9Seq4DistOffset³0R/WOverride global offsetAFSeq4DistOffset³0R/WModulation frequency 0 and 1 are configured in register 76 and 77 are valid for this registerAESeq4DistOffset³0R/WModulation frequency 0 and 1 are configured in register 76 and 77 are valid for this registe	6D	Seq3PreheatingTime	0	R/W	Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 3.
9F       Seq3IntegrationTime       64       R/W       Integration time of sequence 3 in μs         A0       Seq3ModFreq       1312D00       R/W       Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register         A4       Seq3DistOffset <sup>8</sup> 0       R/W       Override global offset         A5       Seq3AmpMin       12C       R/W       Sets the minimal amplitude for valid pixels. Pixels with an amplitude blow this value will be tagged by the amplitude blow flag         6E       Seq4PreheatingTime       0       R/W       Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 4.         A8       Seq4IntegrationTime       64       R/W       Integration time of sequence 4 in μs         AA       Seq4ModFreq       1312D00       R/W       Modulation frequency to use for this sequence Only modulation frequency to use for this register 76 and 77         A9       Seq4ModFreq       1312D00       R/W       Integration time of sequence 4 in μs         AA       Seq4ModFreq       1312D00       R/W       Nedulation frequency to use for this register         AF       Seq4AmpMin       12C       R/W       Nodulation frequency to use for this register         AF       Seq4AmpMin       12C       R/W       Net period in us the ISM.STROBE	9E	Seq3PLLSelect	0	R/W	PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77
A0Seq3ModFreq1312D00R/WModulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this registerA4Seq3DistOffset*0R/WOverride global offsetA5Seq3AmpMin12CR/WSets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag6ESeq4PreheatingTime0R/WTime period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 4.A8Seq4PLLSelect0R/WPLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77A9Seq4IntegrationTime64R/WIntegration time of sequence 4 in µsAASeq4DistOffset*0R/WOverride global offsetAFSeq4AmpMin12CR/WSets the minimal amplitude for valid pixels. Pixels with an amplitude low flag6FSeq4DistOffset*0R/WIntegration time of sequence 4 in µsAFSeq4Phung12CR/WSets the minimal amplitude for valid pixels. Pixels with an amplitude low flag6FSeq5PreheatingTime0R/WCoverride global offsetAFSeq5PreheatingTime0R/WModulation frequency on at 1 are configured in register 76 and 77B3Seq5IntegrationTime64R/WIntegration time of sequence 5 in µsB4Seq5ModFreq1312D00R/WVector for this register 76 and 77B3Seq5Integration	9F	Seq3IntegrationTime	64	R/W	Integration time of sequence 3 in µs
A4Seq3DistOffset*0R/WOverride global offsetA5Seq3AmpMin12CR/WSets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude for sequence 4.A8Seq4PLLSelect0R/WPLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77A9Seq4IntegrationTime64R/WIntegration time of sequence 4 in µsAASeq4DistOffset*0R/WModulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this registerAESeq4DistOffset*0R/WOverride global offsetAFSeq4AmpMin12CR/WSets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude below this value wil	AO	Seq3ModFreq	1312D00	R/W	Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register
A5Seq3AmpMin12CR/WSets the minimal amplitude for valid pixels. Pixels with an amplitude low this value will be tagged by the amplitude low flag6ESeq4PreheatingTime0R/WTime period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 4.A8Seq4PLLSelect0R/WPLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77A9Seq4IntegrationTime64R/WIntegration time of sequence 4 in µsAASeq4ModFreq1312D00R/WModulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 	A4	Seq3DistOffset <sup>8</sup>	0	R/W	Override global offset
6ESeq4PreheatingTime0R/WTime period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 4.A8Seq4PLLSelect0R/WPLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77A9Seq4IntegrationTime64R/WIntegration time of sequence 4 in µsAASeq4ModFreq1312D00R/WModulation frequency to use for this sequence Only modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this registerAESeq4DistOffset®0R/WOverride global offsetAFSeq4AmpMin12CR/WSets the minimal amplitude for valid pixels. Pixels with an amplitude low flag6FSeq5PreheatingTime0R/WTime period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 5.B2Seq5IntegrationTime64R/WIntegration frequency 0 and 1 are configured in register 76 and 77B3Seq5IntegrationTime64R/WIntegration ime of sequence 5 in µsB4Seq5DistOffset®0R/WOverride global offsetB8Seq5DistOffset®0R/WOverride global offset	A5	Seq3AmpMin	12C	R/W	Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag
<ul> <li>A8 Seq4PLLSelect 0</li> <li>R/W PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77</li> <li>A9 Seq4IntegrationTime 64</li> <li>R/W Integration frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register</li> <li>AE Seq4DistOffset<sup>3</sup></li> <li>R/W Override global offset</li> <li>AF Seq4AmpMin 12C R/W Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag</li> <li>6F Seq5PreheatingTime 0</li> <li>R/W PLL config of the correct modulation frequency Modulation frequency or use for this sequence 5.</li> <li>B2 Seq5PLLSelect 0</li> <li>R/W PLL config of the correct modulation frequency Modulation frequency or use for this sequence 5.</li> <li>B3 Seq5IntegrationTime 64</li> <li>R/W Integration time of sequence 5 in µs</li> <li>B4 Seq5ModFreq 1312D00</li> <li>B4 Seq5DistOffset<sup>8</sup></li> <li>B4 Seq5DistOffset<sup>8</sup></li> <li>R/W Override global offset</li> <li>B4 Seq5DistOffset<sup>8</sup></li> <li>B7 RW</li> </ul>	6E	Seq4PreheatingTime	0	R/W	Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 4.
A9Seq4IntegrationTime64R/WIntegration time of sequence 4 in μsAASeq4ModFreq1312D00R/WModulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this registerAESeq4DistOffset <sup>8</sup> 0R/WOverride global offsetAFSeq4AmpMin12CR/WSets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag6FSeq5PreheatingTime0R/WTime period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 5.B2Seq5PLLSelect0R/WPLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77B3Seq5IntegrationTime64R/WIntegration time of sequence 5 in μsB4Seq5DistOffset <sup>8</sup> 0R/WOverride global offset	A8	Seq4PLLSelect	0	R/W	PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77
<ul> <li>AA Seq4ModFreq 1312D00 R/W Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register</li> <li>AE Seq4DistOffset<sup>8</sup> 0 R/W Override global offset</li> <li>AF Seq4AmpMin 12C R/W Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag</li> <li>6F Seq5PreheatingTime 0 R/W Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 5.</li> <li>B2 Seq5PLLSelect 0 R/W PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77</li> <li>B3 Seq5IntegrationTime 64 R/W Integration time of sequence 5 in µs</li> <li>B4 Seq5ModFreq 1312D00 R/W Override global offset</li> <li>B8 Seq5DistOffset<sup>8</sup> 0 R/W Override global offset</li> </ul>	A9	Seq4IntegrationTime	64	R/W	Integration time of sequence 4 in µs
AESeq4DistOffset <sup>8</sup> 0R/WOverride global offsetAFSeq4AmpMin12CR/WSets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag6FSeq5PreheatingTime0R/WTime period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 5.B2Seq5PLLSelect0R/WPLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77B3Seq5IntegrationTime64R/WIntegration time of sequence 5 in µsB4Seq5ModFreq1312D00R/WModulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this registerB8Seq5DistOffset <sup>8</sup> 0R/WOverride global offset	AA	Seq4ModFreq	1312D00	R/W	Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register
<ul> <li>AF Seq4AmpMin 12C R/W Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag</li> <li>6F Seq5PreheatingTime 0 R/W Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 5.</li> <li>B2 Seq5PLLSelect 0 R/W PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77</li> <li>B3 Seq5IntegrationTime 64 R/W Integration time of sequence 5 in µs</li> <li>B4 Seq5ModFreq 1312D00 R/W Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register</li> <li>B8 Seq5DistOffset<sup>8</sup> 0 R/W Override global offset</li> </ul>	AE	Seq4DistOffset <sup>8</sup>	0	R/W	Override global offset
6FSeq5PreheatingTime0R/WTime period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 5.B2Seq5PLLSelect0R/WPLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77B3Seq5IntegrationTime64R/WIntegration time of sequence 5 in µsB4Seq5ModFreq1312D00R/WModulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77B8Seq5DistOffset <sup>8</sup> 0R/WOverride global offset	AF	Seq4AmpMin	12C	R/W	Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag
B2Seq5PLLSelect0R/WPLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77B3Seq5IntegrationTime64R/WIntegration time of sequence 5 in μsB4Seq5ModFreq1312D00R/WModulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77B8Seq5DistOffset <sup>8</sup> 0R/WOverride global offset	6F	Seq5PreheatingTime	0	R/W	Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 5.
B3       Seq5IntegrationTime       64       R/W       Integration time of sequence 5 in µs         B4       Seq5ModFreq       1312D00       R/W       Modulation frequency to use for this sequence         Only modulation frequencies set in register       76 and 77 are valid for this register         B8       Seq5DistOffset <sup>8</sup> 0       R/W       Override global offset	B2	Seq5PLLSelect	0	R/W	PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77
B4       Seq5ModFreq       1312D00       R/W       Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register         B8       Seq5DistOffset <sup>8</sup> 0       R/W       Override global offset	B3	Seq5IntegrationTime	64	R/W	Integration time of sequence 5 in µs
B8 Seq5DistOffset <sup>8</sup> 0 R/W Override global offset	B4	Seq5ModFreq	1312D00	R/W	Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register
	B8	Seq5DistOffset <sup>8</sup>	0	R/W	Override global offset



Addr (hex)	Register Name	Default Value (hex)	R/W	Description
B9	Seq5AmpMin	12C	R/W	Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag
70	Seq6PreheatingTime	0	R/W	Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 6.
BC	Seq6PLLSelect	0	R/W	PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77
BD	Seq6IntegrationTime	64	R/W	Integration time of sequence 6 in µs
BE	Seq6ModFreq	1312D00	R/W	Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register
C2	Seq6DistOffset <sup>8</sup>	0	R/W	Override global offset
C3	Seq6AmpMin	12C	R/W	Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag
71	Seq7PreheatingTime	0	R/W	Time period in us the ISM.STROBE signal is modulating before the LEDs start to modulate for sequence 7.
C6	Seq7PLLSelect	0	R/W	PLL config of the correct modulation frequency Modulation frequency 0 and 1 are configured in register 76 and 77
C7	Seq7IntegrationTime	64	R/W	Integration time of sequence 7 in $\mu$ s
C8	Seq7ModFreq	1312D00	R/W	Modulation frequency to use for this sequence Only modulation frequencies set in register 76 and 77 are valid for this register
CC	Seq7DistOffset <sup>8</sup>	0	R/W	Override global offset
CD	Seq7AmpMin	12C	R/W	Sets the minimal amplitude for valid pixels. Pixels with an amplitude below this value will be tagged by the amplitude low flag

Table 4 Sequence registers description of the TIM<sup>uP</sup> – 19k-S3-Spartan6

### 4.3 Changing Modulation Frequency

The TIMuP-19k-S3-Spartan6 module has two distinct PLLs so two modulation frequencies can be configured. The switch between the two modulation frequencies can be performed without reconfiguration of the PLLs and therefore without a delay. This modulation frequencies are set to 20MHz and 10MHz in registers ModulationFrequency0 and ModulationFrequency1 by default.

When it comes to configure the frame capture sequence, one of the two modulation frequencies can be selected using the SeqXPLLSelect register or by setting one of the configured frequencies in SeqXModFreq register. Both methods lead to the same result.

The modulation frequency used in any sequence can never be different to the configured frequencies in ModulationFrequency0 or ModulationFrequency1 register. The ModulationFrequency0 and ModulationFrequency1 register have to be set to the appropriate value before setting the sequences modulation frequency. Changing the registers ModulationFrequency0/1 registers will lead to a PLL setup phase of 200ms where a frame trigger is not possible.



Last change: 5 February 2016 Version 9

When changing the modulation frequency to one of the values predefined in the offset registers, the offset will also automatically be set in the appropriate SeqXOffset register. This value can be overridden by setting the SeqXOffset Register again to the desired value.

### 4.4 Software trigger mode

In software trigger mode, the TIMuP-19k-S3-Spartan6 module is waiting in idle mode without capturing any frames until the register "SoftwareTrigger – 0x22" is set. Then one frame is triggered immediately and delivered by the configured data interface. The typical delay until the frame is available is calculated as follows:

 $t_{frame \ delay} = 4 * (IntegrationTime \ \mu s + 4500 \ \mu s)$ 

#### Note

If registers are written or read this delay can be higher as the register access must be processed.

### 4.5 Multiple Sequences

The TIMuP-19k-S3-Spartan6 module provides up to eight sequences which can be configured independently. The number of triggered sequences can be configured in register "SequenceLength – 0x0B". When set to 8 every frame trigger will result in eight frames. In free run mode 10 frames per second will lead to 80 frames delivered by the configured data interface. The eight sequence frames are taken without a delay in between.

Use cases of multiple sequences are for example:

- Multiple modulation frequencies to extend the ambiguity range
- Multiple integration times to extend the dynamic range



Last change: 5 February 2016 Version 9

### 5 Header Description

The TIM<sup>uP</sup>-19k-S3-Spartan6 module delivers several useful registers in every frame header. The 32bit values in the header fields represent the register values during runtime when a new frame is delivered.

Addr	Header Field	Description
(hex)		
00	Status	See register description.
01	SerialNumber	See register description.
02	ReleaseDate	See register description.
03	FrameSize	See register description.
04	NumRows	See register description.
05	NumColumns	See register description.
0B	SequenceNr	Number of the sequence associated with this frame.
10	TempMainboard	See register description.
11	TempIllumination	See register description.
16	ChipsizeColumns	See register description.
17	ChipsizeRows	See register description.
18	TimestampIncrement	See register description.
19	TriggerMode	See register description.
60	SeqPLLSelect	See register description.
61	Seq0IntegrationTime	See register description.
62	Seq0ModFreq	See register description.
66	Seq0DistOffset <sup>8</sup>	See register description.
67	Seq0AmpMin	See register description.
6A	FrameCounter	Continuous numbered frame count.
6B	TimeStamp	Timestamp of frame with granularity set in register 18.



### 6 Support

### 6.1 General Support

General support for products can be found at Bluetechnix' support site

### Support Link

https://support.bluetechnix.at/wiki/TIM-UP-19k-S3-Spartan6

### 6.2 Software Packages

Software packages and software downloads are for registered customers only

### Support Link

https://support.bluetechnix.at/wiki/TIM-UP-19k-S3-Spartan6

### 6.2.1 Related Products

• LIM-U-LED-850

Last change: 5 February 2016 Version 9



Last change: 5 February 2016

Version 9

Software User Manual - TIM-UP - 19k-S3-Spartan 6

### 7 Product History

### 7.1 Version Information

### 7.1.1 TIM<sup>uP</sup> – 19k-S3-Spartan6-USB

Version	Release date	Changes
0x28042014	April 2014	First preliminary version

Table 5: Overview TIM<sup>uP</sup> – 19k-S3-Spartan6-USB firmware changes

### 7.1.2 TIM<sup>uP</sup> – 19k-S3-Spartan6

Version	Release date	Changes
2.0.0 (0x19082014)	2014 08 19	See release notes of v2.0.0
2.3.0 (0x29072015)	2014 07 29	See release notes of v2.3.0
2.3.1 (0x14102015)	2015 10 14	See release notes of v2.3.1

Table 6: Overview TIM<sup>uP</sup> – 19k-S3-Spartan6-ISM firmware changes

### 7.2 Anomalies

Version	Date	Description
v0.0.0	2014 04 28	No anomalies reported yet.
v2.0.0	2014 08 19	Compatibility to PMDSDK v0.3.0:
		To get correct distance values when setting a new modulation frequency, a disconnect and reconnect has to be performed!
v2.0.0	2014 11 10	Switching to ISM/I2C Interface when USB was connected fails. I2C connection will not be established
V2.3.0	2015 07 29	Firmware update may fail when FPS is too high.

Table 7 – Product anomalies

### 7.3 Document Revision History

Version	Date	Document Revision
1	2014 04 28	First release V1.0 of the Document
2	2014 05 16	Unused Pins changed from pulldown to high-Z
3	2014 08 01	Description of phase values added
4	2014 08 07	USB and ISM interfaces merged, register description updated
5	2014 08 19	Added new Modulation Frequency description and finalized SUM for v2.0.0 update
6	2014 09 15	FirmwareInfo register description modified
7	2014 11 24	Updates related to firmware v2.1.0
8	2015 07 30	Updates related to firmware v2.3.0
9	2016 04 02	Number of supported sequences changed to 8

Table 8: Revision history





Last change: 5 February 2016 Version 9



Last change: 5 February 2016 Version 9

### 8 List of Abbreviations

Abbreviation	Description
CSI	Camera Sensor Interface
DC	Direct Current
EBI	External Bus Interface
ESD	Electrostatic Discharge
FPN	Fixed Pattern Noise
FPPN	Fixed Phase Pattern Noise
GPIO	General Purpose Input Output
I	Input
I <sup>2</sup> C	Inter-Integrated Circuit
I/O	Input/Output
ISM	Image Sensor Module
NC	Not Connected
0	Output
OS	Operating System
PPI	Parallel Peripheral Interface
PWR	Power
ROI	Region Of Interest
SPI	Serial Peripheral Interface
SPORT	Serial Port
UART	Universal Asynchronous Receiver Transmitter
USB	Universal Serial Bus

Table 9: List of abbreviations



Last change: 5 February 2016 Version 9

Software User Manual - TIM-UP - 19k-S3-Spartan 6

### A List of Figures and Tables

### Figures

Figure 3-1 Data Containers	11
Figure 3-2 I <sup>2</sup> C register read timing diagram	12
Figure 3-3 I <sup>2</sup> C register write timing diagram	12
Figure 3-4 Timing diagram of the ISM data interface	13
Figure 3-5 Byte order of the ISM data interface	13

### Tables

Table 4-1 Pin-out of the TIM <sup>uP</sup> – 19k-S3-Spartan6 connector	9
Table 5-1 General registers description of the TIM <sup>uP</sup> – 19k-S3-Spartan6	16
Table 5-2 Sequence registers description of the TIM <sup>uP</sup> – 19k-S3-Spartan6	18
Table 7-1: Overview TIM <sup>uP</sup> – 19k-S3-Spartan6-USB firmware changes	22
Table 7-2: Overview TIM <sup>uP</sup> – 19k-S3-Spartan6-ISM firmware changes	22
Table 7-3 – Product anomalies	22
Table 7-4: Revision history	22
Table 8-1: List of abbreviations	24